|
爱科技、爱创意、爱折腾、爱极致,我们都是技术控
您需要 登录 才可以下载或查看,没有账号?立即注册
x
TP XDR 3230开机指示灯亮几秒灭,再开始闪烁,TTL读出数据,以为是固件问题,把另一台正常的同型号的固件用编程器读出来写到故障机里,问题依旧,特来论坛求助!
0: 102B 0000
F1: 0000 0000
V0: 0000 0000 [0001]
00: 0000 0000
BP: 0000 0041 [0000]
G0: 0190 0000
T0: 0000 02B2 [000F]
Jump to BL
UNIVPLL_CON0 = 0xFE000000!!!
mt_pll_init: Set pll frequency for 25M crystal
[PMIC_WRAP]wrap_init pass,the return value=0.
[pmic_init] Preloader Start..................
[pmic_init] MT6380 CHIP Code, reg_val = 0, 1:E2 0:E3
[pmic_init] Done...................
Chip part number:7622B
MT7622 Version: 1.2.8, (iPA)
SSC OFF
mt_pll_post_init: mt_get_cpu_freq = 1350000Khz
mt_pll_post_init: mt_get_mem_freq = 1600000Khz
mt_pll_post_init: mt_get_bus_freq = 1119920Khz
[PLFM] Init I2C: OK(0)
[BLDR] Build Time: 20200820-205242
==== Dump RGU Reg ========
RGU MODE: 4D
RGU LENGTH: FFE0
RGU STA: 0
RGU INTERVAL: FFF
RGU SWSYSRST: 8000
==== Dump RGU Reg End ====
RGU: g_rgu_satus:0
mtk_wdt_mode_config mode value=10, tmp:22000010
PL P ON
WDT does not trigger reboot
WDT NONRST=0x20000000
WDT IRQ_EN=0x340003
RGU mtk_wdt_init:MTK_WDT_DEBUG_CTL(590200F3)
[EMI] MDL number = 2
[EMI] DRAMC calibration start
[DDR] Gating glitch patched (0<cnt<6)
[EMI] DRAMC calibration end
[EMI]rank size auto detect
[EMI]start_addr[0x40000000]=0x12345678, test_addr[0x48000000]= 0xEDCBA987
[EMI]start_addr[0x40000000]=0x12345678, test_addr[0x50000000]= 0xEDCBA987
[EMI]rank0 size: 0x10000000
[MEM] complex R/W mem test pass
RAM_CONSOLE wdt status (0x0)=0x0
Flash Index: 0, MenuID: 0x1C, DevID1: 0x70, DevID2: 0x18
Setup flash information successful, support list index: 58
Roger debug: size=1000000, flash_num=1
Flash #0: write protect disable successfully!
Flash #0: write protect enable successfully
size = 1000000, exit 4 byte mode
[PLFM] Init Boot Device: OK(0)
[PART] blksz: 1B
[PART] [0x0000000000000000-0x000000000001FFFF] "PRELOADER" (131072 blocks)
[PART] [0x0000000000020000-0x000000000005FFFF] "lk" (262144 blocks)
Device APC domain init setup:
Domain Setup (0x0)
Domain Setup (0x0)
Device APC domain after setup:
Domain Setup (0x0)
Domain Setup (0x0)
[BLDR] Image with uImage header
[BLDR] Image name : U-Boot 2014.04-rc1 for mt7622_ev
[BLDR] Load address : 41E00000
[BLDR] Entry point : 41E00000
[BLDR] Data size : 93732
[BLDR] Uncompressed size: 250480
[BLDR] load "lk" from 0x0000000000020040 (dev) to 0x41E00000 (mem) [SUCCESS]
[BLDR] load speed: 600KB/s, 94208 bytes, 153ms
load lk (ret=0)
[BLDR] tee1 part. not found
[BLDR] Image with uImage header
[BLDR] Image name : ATF
[BLDR] Load address : 43000DC0
[BLDR] Entry point : 43000DC0
[BLDR] Data size : 22691
[BLDR] Uncompressed size: 62032
[BLDR] bldr load tee part ret=0x0, addr=0x43001000
[BLDR] boot part. not found
[BLDR] part_load_images ret=0x0
[BLDR] Others, jump to ATF
[BLDR] jump to 0x41E00000
[BLDR] <0x41E00000>=0xEA00000F
[BLDR] <0x41E00004>=0xE59FF014
U-Boot 2014.04-rc1 (Sep 04 2021 - 14:05:52)
auto detection g_total_rank_size = 0x F000000
DRAM: 240 MiB
NOR: Flash Index: 0, MenuID: 1c, DevID1: 70, DevID2: 18
Setup flash information successful, support list index: 58
Roger debug: size=1000000, flash_num=1
Flash #0: write protect disable successfully!
Flash #0: write protect enable successfully
size = 1000000, exit 4 byte mode
*** Warning - bad CRC, using default environment
In: serial
Out: serial
Err: serial
*** Warning - bad CRC, using default environment
Net: mtk_eth
Uip activated
Press reset button to enter recovery mode.
press key to abort autoboot in 500 ms
verifying partition...
copy the full partition to ram ...
ok
verifying partition...
copy the full partition to ram ...
failed
Firmware check failed!
Enter recovery mode.
Running command httpd!--Debug by CaiBin
NetTxPacket = 0x4EFA9980
HTTP server is ready!
ETH already turn on and power on flow will be skipped...
Waitting for RX_DMA_BUSY status Start... done
rtk_switch_init ret = 0!!!!!!!!!!!!
Set RTL8367S SGMII 2.5Gbps
0x1b000014 = 0x00110214
Attaching option 01 to list
Attaching option 03 to list
Attaching option 06 to list
file: lib_uip/apps/dhcpd/dhcpd.c,line: 870==:dhcpd init OK. --debug by HouXB
HTTP server is starting at IP: 192.168.1.1
file: lib_uip/lib_uip.c,line: 115==:uip set a8c0-101. --debug by HouXB
file: lib_uip/lib_uip.c,line: 130==:start infinite loop! --debug by HouXB |
|